

MK2715 NTSC/PAL Clock Source


Description

The MK2715 provides clocks for audio systems using NTSC or PAL encoders and decoders. The chip uses MicroClock's proprietary analog Phase-Locked Loop technology, and generates all of the outputs from a 13.5 MHz input crystal or clock. This chip can save component cost, component count, board stuffing cost, and increase reliability by removing mechanical quartz devices from the system.

MicroClock offers many other clocks for audio and video systems. Consult MicroClock when you need to remove crystals and oscillators from your board.

Features

- Packaged in 16 pin narrow (150 mil) SOIC
- Selectable NTSC, PAL, PAL(M), and PAL COMBO N frequencies
- 1X and 4X clock outputs
- Zero ppm error on NTSC and PAL clocks
- Power Down turns off chip, reduces power to microWatt levels
- 5V ±10% supply voltage




Block Diagram

 MDS2715B
 1
 Revision 8157
 Printed 9/19/97

 MicroClock Division of ICS+1271 Parkmoor Ave.+San Jose+CA+95126+(408)295-9800tel+(408)295-9818fax
 Printed 9/19/97

Pin Assignment



Video Clock Select Table (MHz)

S1	S0	1XCLK	4XCLK	Video
pin 11	pin 12	pin 10	pin 8	Standard
0	0	3.5821	14.3284	PAL N
0	1	3.5756	14.3024	PAL M
1	0	4.4336	17.7345	PAL
1	1	3.5795	14.31818	NTSC

Pin Descriptions

Number	Name	Туре	Description
1	X1/ICLK	Ι	Crystal connection. Connect to 13.5000 MHz crystal, or clock input
2	VDD	Р	Connect to +5V.
3	VDD	Р	Connect to +5V.
4	VDD	Р	Connect to +5V.
5	GND	Р	Connect to ground.
6	GND	Р	Connect to ground.
7	GND	Р	Connect to ground.
8	4XCLK	0	4X NTSC/PAL clock output. Determined by S0, S1 per Table above.
9	GND	Р	Connect to ground.
10	1XCLK	0	1X NTSC/PAL clock output. Determined by S0, S1 per Table above.
11	S1	Ι	Clock Select 1. Determines 1XCLK and 4XCLK outputs per Table above.
12	SO	Ι	Clock Select 0. Determines 1XCLK and 4XCLK outputs per Table above.
13	PD	Ι	Power Down. Active low. All clocks stop low and all circuitry is off.
14	REFOUT	0	Buffered 13.5000 MHz clock output.
15	NC	-	No Connect.
16	X2	0	Crystal connection. Leave unconnected for clock input, or connect to 13.5000 MHz crystal.

Type: I = Input, O = output, P = power supply connection

Electrical Specifications (at 5.0V unless otherwise noted)

Parameter	Conditions	Minimum	Typical	Maximum	Units
ABSOLUTE MAXIMUM RATINGS (1	Note 1)				
Supply Voltage, VDD	Referenced to GND			7	V
Inputs and Clock Outputs		-0.5		VDD+0.5	V
Ambient Operating Temperature		0		70	°C
Soldering Temperature	Max of 10 seconds			250	°C
Storage Temperature		-65		150	°C
DC CHARACTERISTICS					
Operating Voltage, VDD		4.5	5	5.5	V
Input High Voltage, VIH		2			V
Input Low Voltage, VIL				0.8	V
Output High Voltage	IOH=-4mA	VDD-0.4			V
Output High Voltage	IOH=-25mA	2.4			V
Output Low Voltage	IOL=25mA			0.4	V
Operating Supply Current, IDD	No Load		22		mA
Standby Supply Current, IDDPD	No Load, PD=0V		20		μΑ
Short Circuit Current	Each output		±100		mA
Input Capacitance	S0, S1 pins		7		pF
Actual mean frequency error versus target, note 2	Ex 14.328, 3.582 MHz			0	ppm
Actual mean frequency error versus target	14.328, 3.582 MHz			14	ppm
AC CHARACTERISTICS					
Input Frequency			13.5		MHz
Output Clock Rise Time	0.8 to 2.0V			1.5	ns
Output Clock Fall Time	2.0 to 0.8V			1.5	ns
Output Clock Duty Cycle	Time above 1.4V	45	49 to 51	55	%
Power down Time, \overline{PD} taken low to clocks off				1	μs
Power up Time, \overline{PD} taken high to clocks stable				10	ms

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged exposure to levels above the operating limits but below the Absolute Maximums may affect device reliability.


2. Provided the crystal is properly tuned, or an accurate 13.5000 MHz input clock is used.

External Components/Crystal Selection

The MK2715 requires a minimum number of external components for proper operation. For a crystal input, a parallel resonant 13.5000 MHz crystal is recommended, with frequency tolerance of 50ppm or better. Crystal capacitors should be connected from each of the pins X1 and X2 to Ground. The value (in pF) of these crystal caps should be = $(C_L-8)*2$, where C_L is the crystal load capacitance in pF. For a clock input, connect to X1 and leave X2 unconnected. Multiple VDD and GND pins should be connected together,

and a decoupling capacitor of 0.1μ F must be connected between them very close to the chip. A 33 terminating resistors can be used on clock outputs with traces longer than 1 inch.

Package Outline and Package Dimensions



16 pin SOIC narrow

	Inches		Inches Millimeters		neters
Symbol	Min	Max	Min	Max	
Α	0.055	0.070	1.397	1.778	
b	0.013	0.019	0.330	0.483	
С	0.007	0.010	0.190	0.254	
D	0.385	0.400	9.779	10.160	
Е	0.150	0.160	3.810	4.064	
Н	0.225	0.245	5.715	6.223	
e	.050 BSC		1.27 BSC		
h		0.016		0.406	
Q	0.004	0.01	0.102	0.254	

Ordering Information

Part/Order Number	Marking	Package	Temperature
MK2715-01S	MK2715-01S	16 pin narrow SOIC	0-70°C
MK2715-01STR	MK2715-01S	Add Tape & Reel	0-70°C

While the information presented herein has been checked for both accuracy and reliability, MicroClock Incorporated assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by MicroClock. MicroClock reserves the right to change any circuitry or specifications without notice. MicroClock does not authorize or warrant any MicroClock product for use in life support devices or critical medical instruments.

CHANGE HISTORY <u>Version</u> <u>Date first published</u> <u>A</u> 3/19/97 B 8/15/97

<u>Comments</u> Original Changed load capacitance equation on page 3.